alexander.nutz/turbo-blif
1
0
Fork 0
mirror of https://github.com/alex-s168/turbo-blif.git synced 2025-09-10 01:55:08 +02:00
Code Issues Packages Projects Releases Wiki Activity

apperantly sis is the only proper blif parser

Browse Source
This commit is contained in:
Alexander Nutz
2025-08-26 19:36:29 +02:00
parent 3c1323f0ef
commit 432e5daf22
1 changed files with 27 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files

48
README.md
View File

@@ -2,35 +2,41 @@
low-memory-usage BLIF (berkeley logic interchange format) parser. low-memory-usage BLIF (berkeley logic interchange format) parser.
| | this | SIS | yosys | abc | [pip blifparser] | [lorina] | [crates.io blif-parser] | | | this | SIS | yosys | abc | [pip blifparser] | [lorina] | [crates.io blif-parser] | [quaigh] | [libblifparse] | [spydrnet] |
| ------------------------------------------- | ---- | --- | ----- | --- | ---------------- | -------- | ----------------------- | | ------------------------------------------- | ---- | --- | ----- | --- | ---------------- | -------- | ----------------------- | -------- | -------------- | ---------- |
| top module, latches, LUTs | x | x | x | x | x | x | x | | top module, latches, LUTs | x | x | x | x | x | x | x | x | x | x |
| different latch types | x | x | x | x | - | x | x | | different latch types | x | x | x | x | - | x | x | - | x | - |
| usage of library gates | x | x | x | x | - | - | x | | usage of library gates / latches | x | x | x | x | - | - | x | - | - | ~ |
| empty lines, padding, and comments | x | x | ? | ? | - | x | x | | empty lines, padding, and comments | x | x | ? | x | - | x | x | x | x | x |
| quirk 1: allow omit `.end` and `.module` | x | x | ? | ? | ? | ? | ? | | quirk 1: allow omit `.end` and `.model` | x | x | ? | - | ? | ? | ? | - | - | ? |
| quirk 2: `\` to continue on next line | x | x | x | ? | - | - | x | | 'quirk' 2: `\` to continue on next line | x | x | x | x | - | - | x | x | x | x |
| multiple models per file & sub-circuits | x | x | x | ? | - | - | x | | multiple models per file & sub-circuits | x | x | x | - | - | - | x | - | x | x |
| model attr: `.clock` | x | x | x | ? | - | - | - | | model attr: `.clock` | x | x | x | - | - | - | - | - | - | x |
| sub-file references | x | x | ? | ? | x | - | - | | sub-file references | x | x | ? | - | x | - | - | - | - | - |
| finite state machines (`.start_kiss`) | x | x | - | - | x | - | - | | finite state machines (`.start_kiss`) | x | x | - | - | x | - | - | - | - | - |
| clock constraints (mostly for simulation) | WIP | x | - | ? | - | - | | clock constraints (mostly for simulation) | soon | x | - | - | - | - | - | - | - | - |
| delay constraints | WIP | x | - | ? | - | - | | delay constraints | soon | x | - | x | - | - | - | - | - | - |
| full BLIF specification [^1] | x | x | - | - | - | - | | full BLIF specification [^1] | soon | x | - | - | - | - | - | - | - | - |
| ------------------------------------------- | ---- | --- | ----- | --- | ---------------- | -------- | | ------------------------------------------- | ---- | --- | ----- | --- | ---------------- | -------- | ----------------------- | -------- | -------------- | ---------- |
| abc extension: "Black- & White-boxes" [^2] | WIP | - | - | x | - | - | | extension: "Black- & White-boxes" [^2] | soon | - | - | - | - | - | - | - | - | - |
| extension: `.blackbox` | WIP | - | x | ? | - | - | | extension: `.blackbox` | soon | - | x | x | - | - | - | - | x | x |
| yosys extension: `.cname`: cell name attr | x | - | x | ? | - | - | | extension: `.cname` (EBLIF[^3]) | x | - | x | - | - | - | - | - | x | x |
| yosys extension: `.attr` and `.param` | x | - | x | ? | - | - | | extension: `.attr` and `.param` (EBLIF[^3]) | x | - | x | - | - | - | - | - | x | x |
| extension: `.barbuff` / `.conn` | x | - | x | ? | - | - | | extension: `.conn` (EBLIF[^3]) | x | - | x | - | - | - | - | - | x | x |
| extension: `.barbuff` (identical: `.conn`) | x | - | x | - | - | - | - | - | - | - |
[^1]: https://people.eecs.berkeley.edu/~alanmi/publications/other/blif.pdf [^1]: https://people.eecs.berkeley.edu/~alanmi/publications/other/blif.pdf
[^2]: https://people.eecs.berkeley.edu/~alanmi/publications/other/boxes01.pdf [^2]: https://people.eecs.berkeley.edu/~alanmi/publications/other/boxes01.pdf
[^3]: https://docs.verilogtorouting.org/en/latest/vpr/file_formats/
[pip blifparser]: https://github.com/mario33881/blifparser [pip blifparser]: https://github.com/mario33881/blifparser
[lorina]: https://github.com/hriener/lorina [lorina]: https://github.com/hriener/lorina
[crates.io blif-parser]: https://github.com/ucb-bar/blif-parser/ [crates.io blif-parser]: https://github.com/ucb-bar/blif-parser/
[quaigh]: https://github.com/Coloquinte/quaigh/
[libblifparse]: https://github.com/verilog-to-routing/libblifparse
[spydrnet]: https://github.com/byuccl/spydrnet
- the latest BLIF specification (dated July 28, 1992) - the latest BLIF specification (dated July 28, 1992)
- all yosys BLIF extensions - all yosys BLIF extensions